

First Named Inventor	Cliff Zitlaw
Serial No.	10/668,443
Filing Date	September 23, 2003
Group Art Unit	2824
Examiner Name	Toan K. Le
Confirmation No.	2333
Attorney Docket No.	400.170US02
Title: DDR SYNCHRONOUS FLASH MEMORY WITH VIRTUAL SEGMENT ARCHITECTURE	

**GENERAL  
TRANSMITTAL  
FORM UNDER 37 CFR 1.8  
(LARGE ENTITY)**

Mail Stop: ISSUE FEE  
 Commissioner for Patents  
 P. O. Box 1450  
 Alexandria, VA 22313-1450

**Enclosures**

**The following documents are enclosed:**

- Form PTOL-85 (Issue Fee Transmittal) in duplicate (1 pg.);
- Communication re: Comments on Examiner's Statement of Reasons for Allowance (1 pg.);
- "Fee Address" Indication Form (1 pg.);
- A check in the amount of \$1,370.00 (Issue Fee);
- A check in the amount of \$300.00 (Publication Fee);
- A check in the amount of \$12.00 (advance order of 4 patent copies);
- An itemized return-receipt postcard

Leffert Jay & Polglaze, P.A.  
 P.O. Box 581009  
 Minneapolis, MN 55458-1009  
 T - 612/312-2200  
 F - 612/312-2250

**Please charge any additional fees or credit any overpayments  
to Deposit Account No. 501373.**

**CUSTOMER NO. 27073**

**Submitted By**

Name	Andrew C. Walseth	Reg. No.	43,234	Telephone	(612) 312-2207
Signature	<i>Andrew C. Walseth</i>			Date	11/30/04

**Certificate of Mailing**

I certify that this correspondence and the identified documents listed on this transmittal are being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Mail Stop: ISSUE FEE, Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450 on November 30, 2004.

Name	Susan W. Donovan	Signature	<i>Susan W. Donovan</i>
------	------------------	-----------	-------------------------

(LARGE ENTITY TRANSMITTAL UNDER 37 CFR § 1.8)



First Named Inventor	Cliff Zitlaw
Serial No.	10/668,443
Filing Date	September 23, 2003
Group Art Unit	2824
Examiner Name	Toan K. Le
Allowed	August 30, 2004
Confirmation No.:	2333
Attorney Docket No.	400.170US02

COMMENTS ON  
EXAMINER'S STATEMENT  
OF REASONS FOR  
ALLOWANCE

Title: DDR SYNCHRONOUS FLASH MEMORY WITH VIRTUAL SEGMENT ARCHITECTURE

Mail Stop: ISSUE FEE  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Applicant notes that the allowed claims define over the prior art for many different reasons. The stated reasons in the Reasons for Allowance should be interpreted as highlighting only one of the many differences between prior art and the claimed invention. Further, certain claimed limitations not discussed in the statement, particularly in dependent claims, provide additional reasons for patentability.

If the Examiner has any questions or concerns regarding this application, please contact the undersigned at (612) 312-2207.

Respectfully submitted,

Date: 11/30/04

Andrew C. Walseth  
Reg. No. 43,234

Attorneys for Applicant  
Leffert Jay & Polglaze  
P.O. Box 581009  
Minneapolis, MN 55458-1009  
T 612 312-2200  
F 612 312-2250